Searched refs:REG_PHY_LOCK_MASK_ADDR (Results 1 - 2 of 2) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_dfs.c518 reg = reg_read(REG_PHY_LOCK_MASK_ADDR);
520 dfs_reg_write(REG_PHY_LOCK_MASK_ADDR, reg);
556 reg = (reg_read(REG_PHY_LOCK_MASK_ADDR) & REG_PHY_LOCK_MASK_MASK);
558 dfs_reg_write(REG_PHY_LOCK_MASK_ADDR, reg);
751 reg = reg_read(REG_PHY_LOCK_MASK_ADDR);
753 dfs_reg_write(REG_PHY_LOCK_MASK_ADDR, reg);
1218 reg = reg_read(REG_PHY_LOCK_MASK_ADDR);
1220 dfs_reg_write(REG_PHY_LOCK_MASK_ADDR, reg);
1540 reg = reg_read(REG_PHY_LOCK_MASK_ADDR);
1542 dfs_reg_write(REG_PHY_LOCK_MASK_ADDR, re
[all...]
H A Dddr3_axp.h297 #define REG_PHY_LOCK_MASK_ADDR 0x1670 macro

Completed in 42 milliseconds