Searched refs:IDC_DISABLE (Results 1 - 4 of 4) sorted by relevance

/u-boot/arch/powerpc/cpu/mpc8xx/
H A Dcache.c28 mtspr(IC_CST, IDC_DISABLE);
46 mtspr(DC_CST, IDC_DISABLE);
H A Dcpu.c56 wr_ic_cst(IDC_DISABLE);
74 wr_ic_cst(IDC_DISABLE);
97 wr_dc_cst(IDC_DISABLE);
112 wr_dc_cst(IDC_DISABLE);
H A Dstart.S101 lis r3, IDC_DISABLE@h /* Disable data cache */
/u-boot/arch/powerpc/include/asm/
H A Dcache.h80 #define IDC_DISABLE 0x04000000 /* Cache disable */ macro

Completed in 74 milliseconds