Searched refs:GPIO5_BASE_ADDR (Results 1 - 8 of 8) sorted by relevance

/u-boot/arch/arm/include/asm/arch-imxrt/
H A Dimx-regs.h16 #define GPIO5_BASE_ADDR 0x400C0000 macro
/u-boot/arch/arm/include/asm/arch-imx8/
H A Dimx-regs.h19 #define GPIO5_BASE_ADDR 0x5D0C0000 macro
/u-boot/drivers/gpio/
H A Dmxc_gpio.c56 [4] = GPIO5_BASE_ADDR,
362 { 4, (struct gpio_regs *)GPIO5_BASE_ADDR },
/u-boot/arch/arm/include/asm/arch-mx5/
H A Dimx-regs.h81 #define GPIO5_BASE_ADDR (AIPS1_BASE_ADDR + 0x000DC000) macro
/u-boot/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h450 #define GPIO5_BASE_ADDR 0x10015400 macro
/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dimx-regs.h22 #define GPIO5_BASE_ADDR 0x30240000 macro
/u-boot/arch/arm/include/asm/arch-mx6/
H A Dimx-regs.h186 #define GPIO5_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x2C000) macro
/u-boot/arch/arm/include/asm/arch-mx7/
H A Dimx-regs.h92 #define GPIO5_BASE_ADDR (AIPS1_OFF_BASE_ADDR+0x40000) macro

Completed in 73 milliseconds