Searched refs:GET_TAP_RESULT (Results 1 - 4 of 4) sorted by relevance
| /u-boot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_training_ip_engine.h | 20 #define GET_TAP_RESULT(reg, edge) \ macro
|
| H A D | ddr3_training_centralization.c | 182 GET_TAP_RESULT(result
199 GET_TAP_RESULT(result
623 GET_TAP_RESULT(result[HWS_LOW2HIGH]
626 GET_TAP_RESULT(result[HWS_HIGH2LOW]
|
| H A D | mv_ddr4_training_calibration.c | 477 GET_TAP_RESULT(result[HWS_LOW2HIGH][bit_num], EDGE_1);
479 GET_TAP_RESULT(result[HWS_HIGH2LOW][bit_num], EDGE_1);
1363 curr_start_win = GET_TAP_RESULT(result1[subphy][HWS_LOW2HIGH][bit],
1365 curr_end_win = GET_TAP_RESULT(result1[subphy][HWS_HIGH2LOW][bit],
1367 upd_curr_start_win = GET_TAP_RESULT(result[subphy][HWS_LOW2HIGH][bit],
1369 upd_curr_end_win = GET_TAP_RESULT(result[subphy][HWS_HIGH2LOW][bit],
|
| H A D | ddr3_training_ip_engine.c | 807 tap_val = GET_TAP_RESULT(ar_result[i], e_edge);
1337 e1 = GET_TAP_RESULT(result[HWS_LOW2HIGH][0], EDGE_1);
1338 e2 = GET_TAP_RESULT(result[HWS_HIGH2LOW][0], EDGE_1);
|
Completed in 109 milliseconds