Searched refs:DDR_400 (Results 1 - 6 of 6) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_axp_vars.h144 {0, 0, 0, 0, 0, 0, 0, 0, 0, DDR_333, DDR_400, 0},
147 {0, 0, DDR_400, 0, 0, 0, 0, 0, 0, 0, 0, 0},
149 DDR_400, DDR_800},
152 {DDR_400, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0},
153 {0, 0, DDR_400, 0, DDR_500, 0, 0, 0, 0, 0, 0, DDR_533},
154 {DDR_400, 0, 0, DDR_533, DDR_600, 0, 0, 0, 0, 0, 0, DDR_640},
156 {0, 0, DDR_300, DDR_333, 0, 0, 0, 0, 0, 0, 0, DDR_400},
H A Dddr3_dfs.c982 if (freq == DDR_400) {
993 if (freq == DDR_400) {
1075 if (freq <= DDR_400) {
1082 } else if ((freq > DDR_400) && (freq <= DDR_533)) {
1169 if (freq == DDR_400)
1182 if (freq == DDR_400)
1476 if (freq == DDR_400)
1496 if (freq != DDR_400)
H A Dddr3_hw_training.c151 if ((dram_info.target_frequency > DDR_400) && (ddr3_run_pbs))
155 if ((dram_info.target_frequency > DDR_400) && (ddr3_run_pbs) &&
296 freq = DDR_400;
336 (freq == DDR_400)) {
368 if (freq == DDR_400 && dram_info.rl400_bug) {
H A Dddr3_axp.h472 #define DDR_400 3 macro
486 #define MARGIN_FREQ DDR_400
H A Dddr3_write_leveling.c489 if (freq <= DDR_400) {
609 if (freq <= DDR_400) {
638 if (freq <= DDR_400) {
905 if (freq <= DDR_400) {
1104 if (freq <= DDR_400) {
H A Dddr3_init.c1156 tmp = DDR_400;

Completed in 243 milliseconds