Searched refs:DDRC_PCFGWQOS0_0 (Results 1 - 8 of 8) sorted by relevance
/u-boot/board/mntre/imx8mq_reform2/ |
H A D | lpddr4_timing.c | 108 { DDRC_PCFGWQOS0_0(0), 0x0e00 },
|
/u-boot/board/purism/librem5/ |
H A D | lpddr4_timing_b0.c | 127 { DDRC_PCFGWQOS0_0(0), 0x00000e00 },
|
H A D | lpddr4_timing.c | 92 { DDRC_PCFGWQOS0_0(0), 0x00000e00 },
|
/u-boot/board/freescale/imx8mq_evk/ |
H A D | lpddr4_timing.c | 92 { DDRC_PCFGWQOS0_0(0), 0x00000e00 },
|
H A D | lpddr4_timing_b0.c | 127 { DDRC_PCFGWQOS0_0(0), 0x00000e00 },
|
/u-boot/arch/arm/include/asm/arch-imx8m/ |
H A D | ddr.h | 523 #define DDRC_PCFGWQOS0_0(X) (DDRC_IPS_BASE_ADDR(X) + 0x49c) macro
|
/u-boot/board/ronetix/imx8mq-cm/ |
H A D | lpddr4_timing.c | 92 { DDRC_PCFGWQOS0_0(0), 0x00000e00 },
|
/u-boot/board/beacon/imx8mm/ |
H A D | lpddr4_timing.c | 74 { DDRC_PCFGWQOS0_0(0), 0x01100e07 },
|
Completed in 147 milliseconds