Searched refs:DDRC_FREQ2_INIT7 (Results 1 - 5 of 5) sorted by relevance

/u-boot/board/purism/librem5/
H A Dlpddr4_timing.c134 { DDRC_FREQ2_INIT7(0), 0x0006004a },
/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing.c134 { DDRC_FREQ2_INIT7(0), 0x0006004a },
/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h575 #define DDRC_FREQ2_INIT7(X) (DDRC_IPS_BASE_ADDR(X) + 0x30ec) macro
/u-boot/board/ronetix/imx8mq-cm/
H A Dlpddr4_timing.c134 { DDRC_FREQ2_INIT7(0), 0x16004a },
/u-boot/board/beacon/imx8mm/
H A Dlpddr4_timing.c119 { DDRC_FREQ2_INIT7(0), 0x0006004a },

Completed in 63 milliseconds