Searched refs:CLK_TOP_UNIVPLL_D5_D2 (Results 1 - 15 of 15) sorted by relevance

/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h68 #define CLK_TOP_UNIVPLL_D5_D2 32 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8183.c129 FACTOR(CLK_TOP_UNIVPLL_D5_D2, CLK_TOP_UNIVPLL_D5, 1,
429 CLK_TOP_UNIVPLL_D5_D2,
452 CLK_TOP_UNIVPLL_D5_D2
459 CLK_TOP_UNIVPLL_D5_D2
470 CLK_TOP_UNIVPLL_D5_D2
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt6779-clk.h80 #define CLK_TOP_UNIVPLL_D5_D2 70 macro
H A Dmt8183-clk.h105 #define CLK_TOP_UNIVPLL_D5_D2 69 macro
H A Dmt8186-clk.h110 #define CLK_TOP_UNIVPLL_D5_D2 91 macro
H A Dmt8192-clk.h104 #define CLK_TOP_UNIVPLL_D5_D2 92 macro
H A Dmediatek,mt8188-clk.h128 #define CLK_TOP_UNIVPLL_D5_D2 117 macro
H A Dmt8195-clk.h161 #define CLK_TOP_UNIVPLL_D5_D2 149 macro

Completed in 188 milliseconds