Searched refs:CLK_TOP_SYSPLL_D2_D2 (Results 1 - 10 of 10) sorted by relevance

/u-boot/drivers/clk/mediatek/
H A Dclk-mt8183.c89 FACTOR(CLK_TOP_SYSPLL_D2_D2, CLK_TOP_SYSPLL_D2, 1,
206 CLK_TOP_SYSPLL_D2_D2,
216 CLK_TOP_SYSPLL_D2_D2,
229 CLK_TOP_SYSPLL_D2_D2,
241 CLK_TOP_SYSPLL_D2_D2,
253 CLK_TOP_SYSPLL_D2_D2,
265 CLK_TOP_SYSPLL_D2_D2,
277 CLK_TOP_SYSPLL_D2_D2,
354 CLK_TOP_SYSPLL_D2_D2,
411 CLK_TOP_SYSPLL_D2_D2,
[all...]
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h46 #define CLK_TOP_SYSPLL_D2_D2 10 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt8183-clk.h83 #define CLK_TOP_SYSPLL_D2_D2 47 macro

Completed in 135 milliseconds