Searched refs:CLK_TOP_SYSPLL_D2 (Results 1 - 25 of 56) sorted by relevance

123

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt8135-clk.h31 #define CLK_TOP_SYSPLL_D2 20 macro
H A Dmt7629-clk.h34 #define CLK_TOP_SYSPLL_D2 24 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
H A Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
H A Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
H A Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
H A Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
H A Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
H A Dmt7622-clk.h30 #define CLK_TOP_SYSPLL_D2 18 macro
/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h37 #define CLK_TOP_SYSPLL_D2 24 macro
H A Dmt8183-clk.h42 #define CLK_TOP_SYSPLL_D2 6 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8183.c81 FACTOR(CLK_TOP_SYSPLL_D2, CLK_TOP_SYSPLL_CK, 1,
89 FACTOR(CLK_TOP_SYSPLL_D2_D2, CLK_TOP_SYSPLL_D2, 1,
91 FACTOR(CLK_TOP_SYSPLL_D2_D4, CLK_TOP_SYSPLL_D2, 1,
93 FACTOR(CLK_TOP_SYSPLL_D2_D8, CLK_TOP_SYSPLL_D2, 1,
95 FACTOR(CLK_TOP_SYSPLL_D2_D16, CLK_TOP_SYSPLL_D2, 1,
223 CLK_TOP_SYSPLL_D2,
513 CLK_TOP_SYSPLL_D2,

Completed in 169 milliseconds

123