Searched refs:CLK_TOP_MMPLL_D5 (Results 1 - 15 of 15) sorted by relevance

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt8135-clk.h27 #define CLK_TOP_MMPLL_D5 16 macro
H A Dmt6779-clk.h118 #define CLK_TOP_MMPLL_D5 108 macro
H A Dmt8183-clk.h143 #define CLK_TOP_MMPLL_D5 107 macro
H A Dmt8192-clk.h123 #define CLK_TOP_MMPLL_D5 111 macro
H A Dmediatek,mt8188-clk.h151 #define CLK_TOP_MMPLL_D5 140 macro
H A Dmt8195-clk.h188 #define CLK_TOP_MMPLL_D5 176 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8183-clk.h94 #define CLK_TOP_MMPLL_D5 58 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8183.c166 FACTOR(CLK_TOP_MMPLL_D5, CLK_APMIXED_MMPLL, 1, 5, CLK_PARENT_APMIXED),
167 FACTOR(CLK_TOP_MMPLL_D5_D2, CLK_TOP_MMPLL_D5, 1,
169 FACTOR(CLK_TOP_MMPLL_D5_D4, CLK_TOP_MMPLL_D5, 1,

Completed in 253 milliseconds