Searched refs:CLK_TOP_EMI_DDRPHY_SEL (Results 1 - 19 of 19) sorted by relevance
| /u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/arch/arm/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/arch/mips/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/arch/x86/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 72 #define CLK_TOP_EMI_DDRPHY_SEL 48 macro
|
| H A D | mt8518-clk.h | 86 #define CLK_TOP_EMI_DDRPHY_SEL 64 macro
|
| /u-boot/dts/upstream/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 161 #define CLK_TOP_EMI_DDRPHY_SEL 129 macro
|
| /u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt8516.c | 494 MUX(CLK_TOP_EMI_DDRPHY_SEL, emi_ddrphy_parents, 0x000, 2, 1),
|
| H A D | clk-mt8518.c | 1181 MUX(CLK_TOP_EMI_DDRPHY_SEL, emi_ddrphy_parents, 0x000, 2, 1),
|
Completed in 194 milliseconds