Searched refs:AT91_SDRAMC_TR (Results 1 - 1 of 1) sorted by relevance

/u-boot/arch/arm/mach-at91/include/mach/
H A Dat91sam9_sdramc.h55 #define AT91_SDRAMC_TR (ATMEL_BASE_SDRAMC + 0x04) /* SDRAM Controller Refresh Timer Register */ macro

Completed in 32 milliseconds