Searched refs:mux_sys (Results 1 - 25 of 41) sorted by relevance

12

/seL4-refos-master/libs/libplatsupport/plat_include/tk1/platsupport/plat/
H A Dspi.h20 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
H A Dmux.h28 typedef struct mux_sys mux_sys_t;
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/tk1/platsupport/plat/
H A Dspi.h20 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
H A Dmux.h28 typedef struct mux_sys mux_sys_t;
/seL4-refos-master/projects/util_libs/libplatsupport/arch_include/arm/platsupport/
H A Dmux.h18 typedef struct mux_sys mux_sys_t;
29 struct mux_sys { struct
38 static inline int mux_sys_valid(const mux_sys_t *mux_sys) argument
40 return mux_sys && mux_sys->priv;
/seL4-refos-master/libs/libplatsupport/arch_include/arm/platsupport/
H A Dmux.h18 typedef struct mux_sys mux_sys_t;
29 struct mux_sys { struct
38 static inline int mux_sys_valid(const mux_sys_t *mux_sys) argument
40 return mux_sys && mux_sys->priv;
/seL4-refos-master/libs/libplatsupport/plat_include/exynos4/platsupport/plat/
H A Dspi.h45 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
H A Dgpio.h128 * @param[in] mux_sys A handle to the mux subsystem. This subsystem
133 int exynos_gpio_sys_init(mux_sys_t *mux_sys, gpio_sys_t *gpio_sys);
/seL4-refos-master/libs/libplatsupport/plat_include/exynos5/platsupport/plat/
H A Dspi.h50 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
H A Dgpio.h123 * @param[in] mux_sys A handle to the mux subsystem. This subsystem
128 int exynos_gpio_sys_init(mux_sys_t *mux_sys, gpio_sys_t *gpio_sys);
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/exynos4/platsupport/plat/
H A Dspi.h45 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/exynos5/platsupport/plat/
H A Dspi.h50 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
/seL4-refos-master/libs/libplatsupport/mach_include/exynos/platsupport/mach/
H A Dserial.h37 * @param[in] mux_sys A mux subsystem for pin control. If NULL is passed here,
46 int exynos_serial_init(enum chardev_id id, void* vaddr, mux_sys_t* mux_sys,
/seL4-refos-master/projects/util_libs/libplatsupport/mach_include/exynos/platsupport/mach/
H A Dserial.h37 * @param[in] mux_sys A mux subsystem for pin control. If NULL is passed here,
46 int exynos_serial_init(enum chardev_id id, void* vaddr, mux_sys_t* mux_sys,
/seL4-refos-master/libs/libplatsupport/plat_include/imx6/platsupport/plat/
H A Dgpio.h67 * @param[in] mux_sys A handle to the mux subsystem. This subsystem
75 mux_sys_t *mux_sys, gpio_sys_t *gpio_sys);
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/imx6/platsupport/plat/
H A Dgpio.h67 * @param[in] mux_sys A handle to the mux subsystem. This subsystem
75 mux_sys_t *mux_sys, gpio_sys_t *gpio_sys);
/seL4-refos-master/libs/libplatsupport/src/mach/exynos/
H A Dspi.c253 spi_init_common(spi_bus_t* spi_bus, mux_sys_t* mux_sys, clock_sys_t* clock_sys) argument
255 if (mux_sys && mux_sys_valid(mux_sys)) {
256 mux_feature_enable(mux_sys, spi_bus->mux, MUX_DIR_NOT_A_GPIO);
402 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
409 return spi_init_common(spi_bus, mux_sys, clock_sys);
444 return spi_init_common(spi_bus, &io_ops->mux_sys, &io_ops->clock_sys);
401 exynos_spi_init(enum spi_id id, void* base, mux_sys_t* mux_sys, clock_sys_t* clock_sys, spi_bus_t** ret_spi_bus) argument
H A Dserial.c472 static void mux_uart_init(enum mux_feature feature, mux_sys_t *mux_sys) argument
474 if (mux_sys_valid(mux_sys)) {
475 if (mux_feature_enable(mux_sys, feature, MUX_DIR_NOT_A_GPIO)) {
495 int exynos_serial_init(enum chardev_id id, void *vaddr, mux_sys_t *mux_sys, argument
543 mux_uart_init(uart_mux[id], (mux_sys_t *)&ops->mux_sys);
546 return exynos_serial_init(id, vaddr, &ops->mux_sys, clk, dev);
582 mux_uart_init(uart_mux_feature, (mux_sys_t *) &o->mux_sys);
584 return exynos_serial_init(0, vaddr, (mux_sys_t *) &o->mux_sys, clk, d) ? NULL : d;
H A Dmux.c449 int exynos_gpio_sys_init(mux_sys_t *mux_sys, gpio_sys_t *gpio_sys) argument
452 assert(mux_sys);
453 if (!mux_sys_valid(mux_sys)) {
457 gpio_sys->priv = mux_sys;
470 return exynos_gpio_sys_init(&io_ops->mux_sys, gpio_sys);
/seL4-refos-master/projects/util_libs/libplatsupport/src/mach/exynos/
H A Dspi.c253 spi_init_common(spi_bus_t* spi_bus, mux_sys_t* mux_sys, clock_sys_t* clock_sys) argument
255 if (mux_sys && mux_sys_valid(mux_sys)) {
256 mux_feature_enable(mux_sys, spi_bus->mux, MUX_DIR_NOT_A_GPIO);
402 mux_sys_t* mux_sys, clock_sys_t* clock_sys,
409 return spi_init_common(spi_bus, mux_sys, clock_sys);
444 return spi_init_common(spi_bus, &io_ops->mux_sys, &io_ops->clock_sys);
401 exynos_spi_init(enum spi_id id, void* base, mux_sys_t* mux_sys, clock_sys_t* clock_sys, spi_bus_t** ret_spi_bus) argument
H A Dserial.c472 static void mux_uart_init(enum mux_feature feature, mux_sys_t *mux_sys) argument
474 if (mux_sys_valid(mux_sys)) {
475 if (mux_feature_enable(mux_sys, feature, MUX_DIR_NOT_A_GPIO)) {
495 int exynos_serial_init(enum chardev_id id, void *vaddr, mux_sys_t *mux_sys, argument
543 mux_uart_init(uart_mux[id], (mux_sys_t *)&ops->mux_sys);
546 return exynos_serial_init(id, vaddr, &ops->mux_sys, clk, dev);
582 mux_uart_init(uart_mux_feature, (mux_sys_t *) &o->mux_sys);
584 return exynos_serial_init(0, vaddr, (mux_sys_t *) &o->mux_sys, clk, d) ? NULL : d;
H A Dmux.c449 int exynos_gpio_sys_init(mux_sys_t *mux_sys, gpio_sys_t *gpio_sys) argument
452 assert(mux_sys);
453 if (!mux_sys_valid(mux_sys)) {
457 gpio_sys->priv = mux_sys;
470 return exynos_gpio_sys_init(&io_ops->mux_sys, gpio_sys);
/seL4-refos-master/projects/util_libs/libethdrivers/src/plat/imx6/uboot/
H A Dmx6qsabrelite.c167 if (mux_sys_valid(&io_ops->mux_sys)) {
168 base = mux_sys_get_vaddr(&io_ops->mux_sys);
/seL4-refos-master/libs/libplatsupport/src/mach/imx/serial/
H A Dserial.c273 if ((defn->id == IMX_UART1) && mux_sys_valid(&ops->mux_sys)) {
274 if (mux_feature_enable(&ops->mux_sys, MUX_UART1, 0)) {
/seL4-refos-master/projects/util_libs/libplatsupport/src/mach/imx/serial/
H A Dserial.c273 if ((defn->id == IMX_UART1) && mux_sys_valid(&ops->mux_sys)) {
274 if (mux_feature_enable(&ops->mux_sys, MUX_UART1, 0)) {

Completed in 94 milliseconds

12