Searched refs:control (Results 1 - 25 of 39) sorted by relevance

12

/seL4-refos-master/libs/libmuslc/src/thread/
H A Dpthread_once.c3 static void undo(void *control) argument
6 * resetting control to the initial state. */
7 if (a_swap(control, 0) == 3)
8 __wake(control, -1, 1);
11 int __pthread_once_full(pthread_once_t *control, void (*init)(void)) argument
19 for (;;) switch (a_cas(control, 0, 1)) {
21 pthread_cleanup_push(undo, control);
25 if (a_swap(control, 2) == 3)
26 __wake(control, -1, 1);
30 a_cas(control,
39 __pthread_once(pthread_once_t *control, void (*init)(void)) argument
[all...]
/seL4-refos-master/kernel/src/drivers/timer/
H A Dglobal_timer.c15 globalTimer->control = 0;
21 globalTimer->control = BIT(ENABLE) | BIT(IRQ_ENABLE);
/seL4-refos-master/kernel/include/drivers/timer/
H A Darm_global.h25 uint32_t control; member in struct:timer
34 enum control { enum
66 globalTimer->control &= ~(BIT(COMP_ENABLE));
72 globalTimer->control |= BIT(COMP_ENABLE);
81 globalTimer->control &= ~(BIT(COMP_ENABLE));
/seL4-refos-master/libs/libplatsupport/src/plat/fvp/
H A Dsp804.c42 sp804_regs->control = 0;
54 sp804_regs->control = sp804_regs->control & ~TCLR_STARTTIMER;
65 sp804_regs->control = sp804_regs->control | TCLR_STARTTIMER;
102 sp804_regs->control = 0;
112 sp804_regs->control = TCLR_STARTTIMER | TCLR_VALUE_32
/seL4-refos-master/projects/util_libs/libplatsupport/src/plat/fvp/
H A Dsp804.c42 sp804_regs->control = 0;
54 sp804_regs->control = sp804_regs->control & ~TCLR_STARTTIMER;
65 sp804_regs->control = sp804_regs->control | TCLR_STARTTIMER;
102 sp804_regs->control = 0;
112 sp804_regs->control = TCLR_STARTTIMER | TCLR_VALUE_32
/seL4-refos-master/libs/libplatsupport/src/plat/imx6/
H A Di2c.c48 uint16_t control; member in struct:imx6_i2c_regs
240 dev->regs->control &= ~I2CCON_MASTER;
244 dev->regs->control &= ~(I2CCON_MASTER | I2CCON_TXEN |
252 dev->regs->control |= I2CCON_ENABLE | I2CCON_IRQ_ENABLE;
255 dev->regs->control |= I2CCON_MASTER | I2CCON_TXEN;
267 dev->regs->control |= I2CCON_ENABLE | I2CCON_IRQ_ENABLE;
270 dev->regs->control &= ~I2CCON_MASTER;
282 if (dev->regs->control & I2CCON_MASTER) {
283 if (dev->regs->control & I2CCON_TXEN) {
294 dev->regs->control
[all...]
/seL4-refos-master/projects/util_libs/libplatsupport/src/plat/imx6/
H A Di2c.c48 uint16_t control; member in struct:imx6_i2c_regs
240 dev->regs->control &= ~I2CCON_MASTER;
244 dev->regs->control &= ~(I2CCON_MASTER | I2CCON_TXEN |
252 dev->regs->control |= I2CCON_ENABLE | I2CCON_IRQ_ENABLE;
255 dev->regs->control |= I2CCON_MASTER | I2CCON_TXEN;
267 dev->regs->control |= I2CCON_ENABLE | I2CCON_IRQ_ENABLE;
270 dev->regs->control &= ~I2CCON_MASTER;
282 if (dev->regs->control & I2CCON_MASTER) {
283 if (dev->regs->control & I2CCON_TXEN) {
294 dev->regs->control
[all...]
/seL4-refos-master/libs/libplatsupport/src/plat/hikey/
H A Ddmt.c50 dmt_regs->control = 0;
62 dmt_regs->control = dmt_regs->control & ~TCLR_STARTTIMER;
73 dmt_regs->control = dmt_regs->control | TCLR_STARTTIMER;
111 dmt_regs->control = 0;
144 dmt_regs->control = TCLR_STARTTIMER | TCLR_VALUE_32
/seL4-refos-master/projects/util_libs/libplatsupport/src/plat/hikey/
H A Ddmt.c50 dmt_regs->control = 0;
62 dmt_regs->control = dmt_regs->control & ~TCLR_STARTTIMER;
73 dmt_regs->control = dmt_regs->control | TCLR_STARTTIMER;
111 dmt_regs->control = 0;
144 dmt_regs->control = TCLR_STARTTIMER | TCLR_VALUE_32
/seL4-refos-master/kernel/src/arch/arm/machine/
H A Dl2c_310.c37 /* Primary control */
40 /* Auxiliary control */
110 uint32_t control; /* 0x100 */ member in struct:l2cc_map::__anon94
115 } control /* reg1 */; member in struct:l2cc_map
253 l2cc->control.control &= ~CTRL_CTRL_EN;
283 /* 1: Write to aux Tag RAM latentcy, Data RAM latency, prefect, power control registers */
290 /* 1: Write to aux Tag RAM latentcy, Data RAM latency, prefect, power control registers */
291 l2cc->control.aux_control = aux;
292 l2cc->control
[all...]
H A Dgic_v2.c225 #error GIC_V2_VCPUCTRL_PPTR must be defined for virtual memory access to the gic virtual cpu interface control
/seL4-refos-master/kernel/src/plat/imx31/machine/
H A Dhardware.c32 uint32_t control; /* 100 */ member in struct:imx31_l2cc_ctrl
148 imx31_l2cc_ctrl_regs->control = 1;
/seL4-refos-master/libs/libplatsupport/src/mach/exynos/
H A Di2c.c103 /* control */
131 /* Line control */
141 uint32_t control; /* 0x0000 control register 0x0X */ member in struct:exynos_i2c_regs
142 uint32_t status; /* 0x0004 control/status register 0x00 */
145 uint32_t line_control; /* 0x0010 multi-master line control register */
187 return !!(dev->regs->control & I2CCON_IRQ_PEND);
193 uint32_t v = dev->regs->control;
195 dev->regs->control = v;
225 dev->regs->control |
[all...]
/seL4-refos-master/projects/util_libs/libplatsupport/src/mach/exynos/
H A Di2c.c103 /* control */
131 /* Line control */
141 uint32_t control; /* 0x0000 control register 0x0X */ member in struct:exynos_i2c_regs
142 uint32_t status; /* 0x0004 control/status register 0x00 */
145 uint32_t line_control; /* 0x0010 multi-master line control register */
187 return !!(dev->regs->control & I2CCON_IRQ_PEND);
193 uint32_t v = dev->regs->control;
195 dev->regs->control = v;
225 dev->regs->control |
[all...]
/seL4-refos-master/libs/libplatsupport/plat_include/hikey/platsupport/plat/
H A Ddmt.h35 uint32_t control; member in struct:dmt_regs
/seL4-refos-master/libs/libplatsupport/plat_include/fvp/platsupport/plat/
H A Dsp804.h42 uint32_t control; member in struct:sp804_regs
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/hikey/platsupport/plat/
H A Ddmt.h35 uint32_t control; member in struct:dmt_regs
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/fvp/platsupport/plat/
H A Dsp804.h42 uint32_t control; member in struct:sp804_regs
/seL4-refos-master/libs/libvterm/src/
H A Dparser.c10 static void do_control(VTerm *vt, unsigned char control) argument
12 if(vt->parser_callbacks && vt->parser_callbacks->control)
13 if((*vt->parser_callbacks->control)(control, vt->cbdata))
16 fprintf(stderr, "libvterm: Unhandled control 0x%02x\n", control);
/seL4-refos-master/projects/refos/impl/libs/libvterm/src/
H A Dparser.c10 static void do_control(VTerm *vt, unsigned char control) argument
12 if(vt->parser_callbacks && vt->parser_callbacks->control)
13 if((*vt->parser_callbacks->control)(control, vt->cbdata))
16 fprintf(stderr, "libvterm: Unhandled control 0x%02x\n", control);
/seL4-refos-master/libs/libplatsupport/src/plat/apq8064/
H A Dtimer.c74 /* Clock control Bitmaps */
188 uint32_t control; /* +0x08 */ member in struct:tmr_regs
380 regs->control |= ~TMR_CTRL_EN;
388 regs->control &= ~TMR_CTRL_EN;
419 regs->control = TMR_CTRL_ON;
422 regs->control |= TMR_CTRL_PRESCALE_DIV4 | TMR_CTRL_MODE_PERIODIC;
/seL4-refos-master/projects/util_libs/libplatsupport/src/plat/apq8064/
H A Dtimer.c74 /* Clock control Bitmaps */
188 uint32_t control; /* +0x08 */ member in struct:tmr_regs
380 regs->control |= ~TMR_CTRL_EN;
388 regs->control &= ~TMR_CTRL_EN;
419 regs->control = TMR_CTRL_ON;
422 regs->control |= TMR_CTRL_PRESCALE_DIV4 | TMR_CTRL_MODE_PERIODIC;
/seL4-refos-master/projects/refos/impl/apps/nethack/src/nethack-3.4.3/src/
H A Dball.c226 * function should never have BC_BALL as part of its control.
231 move_bc(before, control, ballx, bally, chainx, chainy)
232 int before, control;
247 if ((control & BC_CHAIN) && (control & BC_BALL)) {
263 } else if (control & BC_BALL) {
282 } else if (control & BC_CHAIN) {
312 if (!control) {
330 if ((control & BC_CHAIN) ||
331 (!control
[all...]
/seL4-refos-master/apps/nethack/src/nethack-3.4.3/src/
H A Dball.c226 * function should never have BC_BALL as part of its control.
231 move_bc(before, control, ballx, bally, chainx, chainy)
232 int before, control;
247 if ((control & BC_CHAIN) && (control & BC_BALL)) {
263 } else if (control & BC_BALL) {
282 } else if (control & BC_CHAIN) {
312 if (!control) {
330 if ((control & BC_CHAIN) ||
331 (!control
[all...]
/seL4-refos-master/libs/libvterm/include/vterm/
H A Dvterm.h70 int (*control)(unsigned char control, void *user); member in struct:__anon650

Completed in 213 milliseconds

12