Searched refs:CLK_FPGA_PL3 (Results 1 - 4 of 4) sorted by relevance

/seL4-refos-master/libs/libplatsupport/plat_include/zynq7000/platsupport/plat/
H A Dclock.h48 CLK_FPGA_PL3, enumerator in enum:clk_id
/seL4-refos-master/projects/util_libs/libplatsupport/plat_include/zynq7000/platsupport/plat/
H A Dclock.h48 CLK_FPGA_PL3, enumerator in enum:clk_id
/seL4-refos-master/libs/libplatsupport/src/plat/zynq7000/
H A Dclock.c894 case CLK_FPGA_PL3:
1036 [CLK_FPGA_PL3] = &fpga_pl3_clk,
1068 [CLK_FPGA_PL3] = 50 * MHZ,
/seL4-refos-master/projects/util_libs/libplatsupport/src/plat/zynq7000/
H A Dclock.c894 case CLK_FPGA_PL3:
1036 [CLK_FPGA_PL3] = &fpga_pl3_clk,
1068 [CLK_FPGA_PL3] = 50 * MHZ,

Completed in 89 milliseconds