Searched refs:DBG_CILV (Results 1 - 4 of 4) sorted by relevance

/openwrt/package/kernel/lantiq/ltq-hcd/src/
H A Difxusb_cif.c218 IFX_DEBUGPL(DBG_CILV, "%s(%p,%d,0x%08X,0x%08X,0x%08X)\n", __func__,
275 IFX_DEBUGPL(DBG_CILV, "hc_reg[%d]->hcchar=%p\n",
292 IFX_DEBUGPL(DBG_CILV, "in_ep_regs[%d]->diepctl=%p/%p %p/0x%08X/0x%08X\n",
296 IFX_DEBUGPL(DBG_CILV, "out_ep_regs[%d]->doepctl=%p/%p %p/0x%08X/0x%08X\n",
307 IFX_DEBUGPL(DBG_CILV, "data_fifo[%d]=0x%08x\n",
323 IFX_DEBUGPL(DBG_CILV,"hwcfg1=%08x\n",_core_if->hwcfg1.d32);
324 IFX_DEBUGPL(DBG_CILV,"hwcfg2=%08x\n",_core_if->hwcfg2.d32);
325 IFX_DEBUGPL(DBG_CILV,"hwcfg3=%08x\n",_core_if->hwcfg3.d32);
326 IFX_DEBUGPL(DBG_CILV,"hwcfg4=%08x\n",_core_if->hwcfg4.d32);
563 IFX_DEBUGPL(DBG_CILV, "
[all...]
H A Difxusb_cif_h.c135 IFX_DEBUGPL(DBG_CILV, "%s()\n", __func__);
178 IFX_DEBUGPL(DBG_CILV, "%s(%p)\n",__func__,_core_if);
H A Difxusb_cif_d.c242 IFX_DEBUGPL(DBG_CILV, "%s(%p)\n",__func__,_core_if);
H A Difxusb_plat.h1112 /*! \brief When debug level has the DBG_CILV bit set, display CIL Verbose debug messages */
1113 #define DBG_CILV (0x20) macro

Completed in 35 milliseconds