Searched refs:DANUBE_RCU_RESET (Results 1 - 2 of 2) sorted by relevance

/openwrt/package/kernel/lantiq/ltq-hcd/src/
H A Difxusb_cif.c1151 set_bit (4, DANUBE_RCU_RESET);
1153 clear_bit (4, DANUBE_RCU_RESET);
1280 set_bit (4, DANUBE_RCU_RESET);
1299 clear_bit (4, DANUBE_RCU_RESET);
H A Difxusb_plat.h150 #define DANUBE_RCU_RESET ((volatile unsigned long *)(DANUBE_RCU_BASE_ADDR + 0x10)) macro
694 #define DANUBE_RCU_RESET ((volatile unsigned long *)(DANUBE_RCU_BASE_ADDR + 0x10)) macro

Completed in 74 milliseconds