/opensolaris-onvv-gate/usr/src/uts/sun/io/ |
H A D | zs.conf | 28 reg=0x210,0xf1000000,0x4 interrupts=12; 31 reg=0x210,0xf0000000,0x4 interrupts=12; 36 reg=0x210,0xe0000004,0x4 interrupts=12;
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/montecarlo/io/ |
H A D | se.conf | 32 interrupts=1
|
/opensolaris-onvv-gate/usr/src/uts/common/io/nxge/ |
H A D | nxge_intr.c | 30 * This file manages the interrupts for a hybrid I/O (hio) device. 31 * In the future, it may manage interrupts for all Neptune-based 75 nxge_intr_t *interrupts; /* The global interrupt data. */ local 102 interrupts = (nxge_intr_t *)&nxge->nxge_intr_type; 106 if ((status2 = ddi_intr_add_handler(interrupts->htable[vector], 115 interrupts->intr_added++; 118 if ((status2 = ddi_intr_enable(interrupts->htable[vector])) 127 interrupts->intr_enabled = B_TRUE; 165 nxge_intr_t *interrupts; /* The global interrupt data. */ local 194 interrupts 322 nxge_intr_t *interrupts; /* The global interrupt data. */ local 423 nxge_intr_t *interrupts; /* The global interrupt data. */ local 523 nxge_intr_t *interrupts; local 686 nxge_intr_t *interrupts; local [all...] |
/opensolaris-onvv-gate/usr/src/uts/i86pc/ml/ |
H A D | amd64.il | 69 / enable interrupts 76 / disable interrupts 83 / disable interrupts and return value describing if interrupts were enabled 164 * This function should be called with interrupts already disabled 166 * Note that "sti" will only enable interrupts at the end of the
|
H A D | ia32.il | 56 / enable interrupts 63 / disable interrupts 70 / disable interrupts and return value describing if interrupts were enabled 160 * This function should be called with interrupts already disabled 162 * Note that "sti" will only enable interrupts at the end of the
|
H A D | interrupt.s | 164 / interrupt (note that interrupts are still disabled from splx()).
|
H A D | syscall_asm.s | 173 * This must be called with interrupts or preemption disabled. 306 * 1) An interrupt gate runs the handler with interrupts disabled, whereas a 318 * the stack), interrupts are re-enabled. 326 * IE off, resulting in us eventually returning back to the user with interrupts 565 orl $PS_IE, (%esp) / turn interrupts on when we return to user 617 / doesn't enable interrupts too soon.
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/io/ |
H A D | panther_asm.s | 144 ! since we disable interrupts, we don't need to do kpreempt_disable() 147 wrpr %g0, %g1, %pstate ! disable interrupts 216 ! since we disable interrupts, we don't need to do kpreempt_disable() 219 wrpr %g0, %g1, %pstate ! disable interrupts 273 ! since we disable interrupts, we don't need to do kpreempt_disable() 276 wrpr %g0, %g1, %pstate ! disable interrupts 341 ! since we disable interrupts, we don't need to do kpreempt_disable() 344 wrpr %g0, %g1, %pstate ! disable interrupts 399 ! since we disable interrupts, we don't need to do kpreempt_disable() 402 wrpr %g0, %g1, %pstate ! disable interrupts [all...] |
H A D | zuluvm.c | 1335 if (zdev->interrupts[i].ino != -1) { 1337 idx = zdev->interrupts[i].offset; 1387 zdev->imr[zdev->interrupts[ino].offset] &= ~ZULUVM_IMR_V_MASK; 1463 zdev->interrupts[i].offset = 0; 1464 zdev->interrupts[i].ino = -1; 1468 "interrupts", &intr, &nintr) == DDI_PROP_SUCCESS) { 1471 cmn_err(CE_WARN, "%s%d: no interrupts in property", 1478 cmn_err(CE_WARN, "%s%d: to many interrupts (%d)", 1485 zdev->interrupts[i].offset = intr[i]; 1486 zdev->interrupts[ [all...] |
/opensolaris-onvv-gate/usr/src/uts/common/io/dmfe/ |
H A D | dmfe_main.c | 361 * disable all interrupts 496 * Clear any pending process-stopped interrupts 504 * dmfe_enable_interrupts() -- enable our favourite set of interrupts. 506 * Normal interrupts: 513 * Abnormal interrupts: 534 * Put 'the standard set of interrupts' in the interrupt mask register 1477 * Enable interrupts 1748 * dmfe_interrupt() -- handle chip interrupts 1754 uint32_t interrupts; local 1787 * Identify bits that represent enabled interrupts [all...] |
/opensolaris-onvv-gate/usr/src/uts/intel/io/heci/ |
H A D | heci.h | 95 void heci_reset(struct iamt_heci_device *dev, int interrupts);
|
H A D | heci_init.c | 348 * @interrupts: if interrupt should be enable after reset. 350 static void heci_hw_reset(struct iamt_heci_device *dev, int interrupts) argument 354 if (interrupts) 365 * @interrupts: if interrupt should be enable after reset. 368 heci_reset(struct iamt_heci_device *dev, int interrupts) argument 398 heci_hw_reset(dev, interrupts);
|
/opensolaris-onvv-gate/usr/src/uts/common/io/aac/ |
H A D | README | 72 MSI interrupts supporting is added in this release:
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/io/pci/ |
H A D | pci_asm.s | 67 rdpr %pstate, %o4 ! Disable interrupts if not already 106 tst %g2 ! No need to reenable interrupts
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/io/px/ |
H A D | px_asm_4u.s | 71 rdpr %pstate, %o4 ! Disable interrupts if not already 110 tst %g2 ! No need to reenable interrupts
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/sys/ |
H A D | zulumod.h | 197 zuluvm_intr_t interrupts[ZULUVM_MAX_INTR]; member in struct:__anon10360 200 #define ZULUVM_INTR_OFFSET offsetof(zuluvm_state_t, interrupts)
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/cpu/ |
H A D | us3_common_asm.s | 221 wrpr %g0, %o5, %pstate /* enable interrupts */ 252 wrpr %g0, %o5, %pstate /* enable interrupts */ 355 * interrupts or traps can occur during the loop 357 * that interrupts are disabled and this code is 1145 * overflow interrupts may be lost causing erroneous performance 2431 * all interrupts while we're changing the registers. We also 2438 wrpr %g0, %g3, %pstate /* interrupts */ 2592 wrpr %g0, %g3, %pstate ! turn off interrupts 2934 wrpr %g0, %o2, %pstate ! disable interrupts 2964 andn %l1, PSTATE_IE, %l2 ! disable interrupts t [all...] |
H A D | common_asm.s | 135 * NOTE: this method requires disabling interrupts before using 330 .asciz "tick_write_delta: interrupts already disabled on entry" 336 andcc %g1, PSTATE_IE, %g0 ! If DEBUG, check that interrupts 343 0: wrpr %g1, PSTATE_IE, %pstate ! Disable interrupts 352 wrpr %g0, %g1, %pstate ! delay: Re-enable interrupts 1010 wrpr %g0, %g1, %pstate ! Disable vec interrupts 1022 wrpr %g0, %g5, %pstate ! Enable vec interrupts 1104 .asciz "find_cpufrequency: interrupts already disabled on entry" 1111 andcc %g1, PSTATE_IE, %g0 ! If DEBUG, check that interrupts 1119 wrpr %g1, PSTATE_IE, %pstate ! Disable interrupts [all...] |
/opensolaris-onvv-gate/usr/src/uts/sun4/ml/ |
H A D | swtch.s | 225 ! disable interrupts 233 ! enable interrupts 282 wrpr %g0, %i4, %pstate ! enable interrupts
|
/opensolaris-onvv-gate/usr/src/uts/sparc/dtrace/ |
H A D | dtrace_asm.s | 228 ! (interrupts are disabled in dtrace_probe()), but possible (the
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/starfire/ml/ |
H A D | idn_asm.s | 30 * handler for IDN cross-domain interrupts. 365 ! interrupt. IDN interrupts could exhaust the
|
/opensolaris-onvv-gate/usr/src/uts/sun4u/vm/ |
H A D | mach_sfmmu_asm.s | 185 wrpr %o3, PSTATE_IE, %pstate ! Disable interrupts 253 wrpr %g0, %o3, %pstate ! Enable interrupts 272 wrpr %o3, PSTATE_IE, %pstate ! disable interrupts 301 wrpr %g0, %o3, %pstate ! enable interrupts 354 wrpr %g0, %o3, %pstate ! enable interrupts 377 * From resume we call sfmmu_setctx_sec with interrupts disabled. 378 * But we can also get called from C with interrupts enabled. So, 382 /* If interrupts are not disabled, then disable them */ 386 wrpr %g1, PSTATE_IE, %pstate /* disable interrupts */ 414 wrpr %g0, %g1, %pstate /* enable interrupts */ [all...] |
/opensolaris-onvv-gate/usr/src/uts/common/io/ |
H A D | i8042.c | 43 * Unfortunately, soft interrupts are implemented poorly. Each additional 82 * 0x02: 0 = Disable aux port interrupts. (1=Enable aux port interrupts) 83 * 0x01: 0 = Disable main port interrupts. (1=Enable main port interrupts) 111 * regardless of the number of interrupts in the prom node. 112 * This is important, as registering for all interrupts on 114 * of spurious interrupts (for Tadpole, the first 2 interrupts 250 * be set to force the nexus to use interrupts 1634 int interrupts[MAX_INTERRUPTS]; local [all...] |
/opensolaris-onvv-gate/usr/src/uts/sun4v/io/ |
H A D | vnet_dds.c | 875 int interrupts[VDDS_MAX_VRINTRS]; local 1016 rv = vdds_get_interrupts(cba->cookie, rnum, interrupts, &nintr); 1018 DERR(NULL, "Failed to get interrupts for cookie=0x%lx", 1023 /* create "interrupts" property */ 1024 if (ndi_prop_update_int_array(DDI_DEV_T_NONE, dip, "interrupts", 1025 interrupts, nintr) != DDI_SUCCESS) { 1026 DERR(NULL, "Failed to update interrupts property(dip=0x%p)", 1107 * then provides them to create interrupts property.
|
/opensolaris-onvv-gate/usr/src/uts/sparc/v9/ml/ |
H A D | float.s | 581 ! interrupts while emulating floating point instructions 664 ! interrupts while emulating floating point instructions
|