Searched refs:PIPE_VBLANK_INTERRUPT_ENABLE (Results 1 - 2 of 2) sorted by relevance

/opensolaris-onvv-gate/usr/src/uts/intel/io/drm/
H A Di915_irq.c528 PIPE_VBLANK_INTERRUPT_ENABLE);
545 PIPE_VBLANK_INTERRUPT_ENABLE);
809 PIPE_VBLANK_INTERRUPT_ENABLE);
824 PIPE_VBLANK_INTERRUPT_ENABLE |
H A Di915_drv.h771 #define PIPE_VBLANK_INTERRUPT_ENABLE (1UL<<17) macro

Completed in 80 milliseconds