Searched refs:PIPE_START_VBLANK_INTERRUPT_ENABLE (Results 1 - 2 of 2) sorted by relevance

/opensolaris-onvv-gate/usr/src/uts/intel/io/drm/
H A Di915_irq.c527 pipea_stats &= ~(PIPE_START_VBLANK_INTERRUPT_ENABLE |
544 pipeb_stats &= ~(PIPE_START_VBLANK_INTERRUPT_ENABLE |
806 PIPE_START_VBLANK_INTERRUPT_ENABLE);
825 PIPE_START_VBLANK_INTERRUPT_ENABLE);
H A Di915_drv.h1273 #define PIPE_START_VBLANK_INTERRUPT_ENABLE (1UL<<18) /* 965 or later */ macro

Completed in 31 milliseconds