Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4973 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R 0x00ae macro
[all...]
H A Ddcn_3_2_1_offset.h4972 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R 0x00ae macro
[all...]
H A Ddcn_3_1_6_offset.h6907 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R 0x0106 macro
[all...]
H A Ddcn_3_1_4_offset.h13358 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R macro
[all...]
H A Ddcn_3_1_5_offset.h6446 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R 0x0106 macro
[all...]
H A Ddcn_3_1_2_offset.h6687 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R 0x0106 macro
[all...]

Completed in 1868 milliseconds