Searched refs:regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4128 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_2_1_offset.h4127 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_6_offset.h5434 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_4_offset.h6127 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_5_offset.h4973 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_2_offset.h5214 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX 2 macro
[all...]

Completed in 1364 milliseconds