Searched refs:regDSCL1_DSCL_UPDATE (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3711 #define regDSCL1_DSCL_UPDATE 0x0e76 macro
[all...]
H A Ddcn_3_2_1_offset.h3710 #define regDSCL1_DSCL_UPDATE 0x0e76 macro
[all...]
H A Ddcn_3_1_6_offset.h4711 #define regDSCL1_DSCL_UPDATE 0x0e76 macro
[all...]
H A Ddcn_3_1_4_offset.h5404 #define regDSCL1_DSCL_UPDATE 0x0e76 macro
[all...]
H A Ddcn_3_1_5_offset.h4250 #define regDSCL1_DSCL_UPDATE 0x0e76 macro
[all...]
H A Ddcn_3_1_2_offset.h4491 #define regDSCL1_DSCL_UPDATE 0x0e76 macro
[all...]

Completed in 1522 milliseconds