Searched refs:regDP3_DP_VID_TIMING_BASE_IDX (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h9678 #define regDP3_DP_VID_TIMING_BASE_IDX 2 macro
[all...]
H A Ddcn_3_2_1_offset.h9677 #define regDP3_DP_VID_TIMING_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_6_offset.h10764 #define regDP3_DP_VID_TIMING_BASE_IDX macro
[all...]
H A Ddcn_3_1_4_offset.h10375 #define regDP3_DP_VID_TIMING_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_5_offset.h10295 #define regDP3_DP_VID_TIMING_BASE_IDX macro
[all...]
H A Ddcn_3_1_2_offset.h10540 #define regDP3_DP_VID_TIMING_BASE_IDX macro
[all...]

Completed in 1481 milliseconds