Searched refs:regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h195 #define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX 1 macro
[all...]
H A Ddcn_3_2_1_offset.h195 #define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX 1 macro
[all...]
H A Ddcn_3_1_6_offset.h602 #define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX 1 macro
[all...]
H A Ddcn_3_1_4_offset.h1494 #define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX 1 macro
[all...]
H A Ddcn_3_1_5_offset.h189 #define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX 1 macro
[all...]
H A Ddcn_3_1_2_offset.h402 #define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX 1 macro
[all...]

Completed in 1221 milliseconds