Searched refs:regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3889 #define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0x0ed2 macro
[all...]
H A Ddcn_3_2_1_offset.h3888 #define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0x0ed2 macro
[all...]
H A Ddcn_3_1_6_offset.h4889 #define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0x0ed2 macro
[all...]
H A Ddcn_3_1_4_offset.h5582 #define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0x0ed2 macro
[all...]
H A Ddcn_3_1_5_offset.h4428 #define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0x0ed2 macro
[all...]
H A Ddcn_3_1_2_offset.h4669 #define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B 0x0ed2 macro
[all...]

Completed in 1332 milliseconds