Searched refs:mmMPC_CLOCK_CONTROL_BASE_IDX (Results 1 - 8 of 8) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h3741 #define mmMPC_CLOCK_CONTROL_BASE_IDX 2 macro
H A Ddcn_3_0_3_offset.h6519 #define mmMPC_CLOCK_CONTROL_BASE_IDX 3 macro
H A Ddcn_1_0_offset.h5490 #define mmMPC_CLOCK_CONTROL_BASE_IDX 2 macro
[all...]
H A Ddcn_2_1_0_offset.h5871 #define mmMPC_CLOCK_CONTROL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_0_1_offset.h11093 #define mmMPC_CLOCK_CONTROL_BASE_IDX macro
[all...]
H A Ddcn_2_0_0_offset.h6809 #define mmMPC_CLOCK_CONTROL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_0_0_offset.h15026 #define mmMPC_CLOCK_CONTROL_BASE_IDX macro
[all...]
H A Ddcn_3_0_2_offset.h13529 #define mmMPC_CLOCK_CONTROL_BASE_IDX macro
[all...]

Completed in 1194 milliseconds