Searched refs:irq_enable_mask (Results 1 - 5 of 5) sorted by relevance

/openbsd-current/sys/dev/pci/drm/i915/gt/
H A Dgen2_engine_cs.c297 i915->irq_mask &= ~engine->irq_enable_mask;
306 i915->irq_mask |= engine->irq_enable_mask;
312 engine->i915->irq_mask &= ~engine->irq_enable_mask;
319 engine->i915->irq_mask |= engine->irq_enable_mask;
325 gen5_gt_enable_irq(engine->gt, engine->irq_enable_mask);
330 gen5_gt_disable_irq(engine->gt, engine->irq_enable_mask);
H A Dgen6_engine_cs.c428 ~(engine->irq_enable_mask | engine->irq_keep_mask));
433 gen5_gt_enable_irq(engine->gt, engine->irq_enable_mask);
439 gen5_gt_disable_irq(engine->gt, engine->irq_enable_mask);
444 ENGINE_WRITE(engine, RING_IMR, ~engine->irq_enable_mask);
449 gen6_gt_pm_unmask_irq(engine->gt, engine->irq_enable_mask);
455 gen6_gt_pm_mask_irq(engine->gt, engine->irq_enable_mask);
H A Dintel_ring_submission.c1175 engine->irq_enable_mask = GT_RENDER_USER_INTERRUPT;
1190 engine->irq_enable_mask = I915_USER_INTERRUPT;
1206 engine->irq_enable_mask = GT_BSD_USER_INTERRUPT;
1215 engine->irq_enable_mask = ILK_BSD_USER_INTERRUPT;
1217 engine->irq_enable_mask = I915_BSD_USER_INTERRUPT;
1226 engine->irq_enable_mask = GT_BLT_USER_INTERRUPT;
1241 engine->irq_enable_mask = PM_VEBOX_USER_INTERRUPT;
H A Dintel_engine_types.h491 u32 irq_enable_mask; /* bitmask to enable ring interrupt */ member in struct:intel_engine_cs
H A Dintel_execlists_submission.c3267 ~(engine->irq_enable_mask | engine->irq_keep_mask));
3521 engine->irq_enable_mask = GT_RENDER_USER_INTERRUPT << shift;

Completed in 297 milliseconds