Searched refs:T9 (Results 1 - 17 of 17) sorted by relevance
/openbsd-current/gnu/usr.bin/gcc/gcc/testsuite/g++.old-deja/g++.benjamin/ |
H A D | tem04.C | 58 template <template <typename T8> class T9> int comp_ge(int test) {// ERROR - .* 70 template <typename T9> class tem_base { 72 T9 value;
|
/openbsd-current/lib/libm/src/ld80/ |
H A D | k_tanl.c | 56 T9 = 0.021869488536312216, /* 0x1664f4882cc1c2.0p-58 */ variable 92 r = T5 + w * (T9 + w * (T13 + w * (T17 + w * (T21 +
|
/openbsd-current/sys/arch/mips64/include/ |
H A D | regnum.h | 61 #define T9 25 macro
|
H A D | cpustate.h | 74 SAVE_REG(t9, T9, frame, bo) ;\ 134 RESTORE_REG(t9, T9, frame, bo) ;\
|
/openbsd-current/gnu/llvm/llvm/lib/Target/Mips/ |
H A D | MipsMachineFunction.cpp | 115 MF.getRegInfo().addLiveIn(Mips::T9); 116 MBB.addLiveIn(Mips::T9); 125 BuildMI(MBB, I, DL, TII.get(Mips::ADDu), V1).addReg(V0).addReg(Mips::T9); 153 .addReg(Mips::V0).addReg(Mips::T9);
|
H A D | MipsRegisterInfo.cpp | 44 unsigned MipsRegisterInfo::getPICCallReg() { return Mips::T9; }
|
H A D | MipsOptimizePICCall.cpp | 155 unsigned DstReg = getRegTy(SrcReg, MF) == MVT::i32 ? Mips::T9 : Mips::T9_64;
|
H A D | MipsSEInstrInfo.cpp | 893 unsigned T9 = Subtarget.isGP64bit() ? Mips::T9_64 : Mips::T9; local 903 BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), T9)
|
H A D | MipsAsmPrinter.cpp | 1225 // ADDIU T9, T9, 52 1235 // SW T9, 0(SP) 1236 // LUI T9, %hi(__xray_FunctionEntry/Exit) 1237 // ORI T9, T9, %lo(__xray_FunctionEntry/Exit) 1239 // JALR T9 1241 // LW T9, 0(SP) 1268 // SD T9, 0(SP) 1269 // LUI T9, [all...] |
H A D | MicroMipsSizeReduction.cpp | 383 Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP,
|
H A D | Mips16ISelLowering.cpp | 484 // T9 should contain the address of the callee function if 497 RegsToPass.push_front(std::make_pair((unsigned)Mips::T9, Callee));
|
H A D | MipsFastISel.cpp | 1551 emitInst(TargetOpcode::COPY, Mips::T9).addReg(DestAddress); 1554 Mips::RA).addReg(Mips::T9);
|
H A D | MipsISelLowering.cpp | 4164 return std::make_pair((unsigned)Mips::T9, &Mips::GPR32RegClass);
|
/openbsd-current/lib/libm/src/ld128/ |
H A D | k_tanl.c | 32 T9 = 0x1.664f4882c10f9f32d6bbe09d8bcdp-6L, variable 84 r = T5 + w * (T9 + w * (T13 + w * (T17 + w * (T21 +
|
/openbsd-current/gnu/usr.bin/gcc/gcc/testsuite/g77.f-torture/compile/ |
H A D | 19990826-3.f | 149 T9=N10*N20*JOFI*((IOFI-1)*IB1/2+IBX1/2)*(REQ+RMI)+M1*M2*(REQ+R 158 TCPU=T1+T2+T3+T4+T5+T6+T7+T8+T9+T10+TNRAN 252 T9=JOFI*N10*N20*K1*(REQ+RMI)/2+M1*M2*(REQ+RDI+2*RAD) 267 TCPU=T1+T2+T3+T4+T5+T6+T7+T8+T9+T10
|
/openbsd-current/gnu/llvm/llvm/lib/Target/Mips/AsmParser/ |
H A D | MipsAsmParser.cpp | 2133 if (expandLoadAddress(Mips::T9, Mips::NoRegister, Inst.getOperand(0), 2143 JalrInst.addOperand(MCOperand::createReg(Mips::T9)); 2950 if ((DstReg == Mips::T9 || DstReg == Mips::T9_64) && !UseSrcReg && 3260 case Mips::T8: return Mips::T9; 3261 case Mips::T9: return Mips::K0; 5646 case Mips::F25: return Mips::T9; 5685 case Mips::COP025: return Mips::T9;
|
/openbsd-current/gnu/llvm/llvm/include/llvm/IR/ |
H A D | PatternMatch.h | 2062 typename T9 = void, typename T10 = void>
|
Completed in 311 milliseconds