Searched refs:STATUS_REG (Results 1 - 14 of 14) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/scsi/
H A DNCR5380.c357 status = NCR5380_read(STATUS_REG);
362 printk("STATUS_REG: %02x ", status);
398 status = NCR5380_read(STATUS_REG);
835 for (pass = 1; (NCR5380_read(STATUS_REG) & SR_BSY) && pass <= 6; ++pass) {
842 NCR5380_poll_politely(instance, STATUS_REG, SR_BSY, 0, 5*HZ);
1109 if ((NCR5380_read(STATUS_REG) & (SR_SEL | SR_IO)) == (SR_SEL | SR_IO)) {
1117 } else if ((NCR5380_read(STATUS_REG) & SR_RST) == SR_RST) {
1147 dprintk(NDEBUG_INTR, ("scsi : unknown interrupt, BASR 0x%X, MR 0x%X, SR 0x%x\n", basr, NCR5380_read(MODE_REG), NCR5380_read(STATUS_REG)));
1376 value = NCR5380_read(STATUS_REG) & (SR_BSY | SR_IO);
1388 if ((NCR5380_read(STATUS_REG)
[all...]
H A Datari_NCR5380.c475 status = NCR5380_read(STATUS_REG);
480 printk("STATUS_REG: %02x ", status);
521 status = NCR5380_read(STATUS_REG);
1129 NCR5380_read(STATUS_REG));
1144 if ((NCR5380_read(STATUS_REG) & PHASE_MASK) == p && (p & SR_IO)) {
1187 if ((NCR5380_read(STATUS_REG) & (SR_SEL|SR_IO)) == (SR_SEL|SR_IO)) {
1196 } else if ((NCR5380_read(STATUS_REG) & SR_RST) == SR_RST) {
1228 NCR5380_read(STATUS_REG));
1236 NCR5380_read(MODE_REG), NCR5380_read(STATUS_REG));
1489 while (time_before(jiffies, timeout) && !(NCR5380_read(STATUS_REG)
[all...]
H A Dsun3_NCR5380.c473 status = NCR5380_read(STATUS_REG);
478 printk("STATUS_REG: %02x ", status);
518 status = NCR5380_read(STATUS_REG);
1094 NCR5380_read(STATUS_REG));
1159 if ((NCR5380_read(STATUS_REG) & (SR_SEL|SR_IO)) == (SR_SEL|SR_IO)) {
1170 else if ((NCR5380_read(STATUS_REG) & SR_RST) == SR_RST) {
1203 NCR5380_read(STATUS_REG));
1216 NCR5380_read(MODE_REG), NCR5380_read(STATUS_REG));
1476 while (time_before(jiffies, timeout) && !(NCR5380_read(STATUS_REG) & SR_BSY));
1488 if (!(NCR5380_read(STATUS_REG)
[all...]
H A Dmac_scsi.c325 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
424 && !(NCR5380_read(STATUS_REG) & SR_REQ))
516 && (!(NCR5380_read(STATUS_REG) & SR_REQ)
H A DNCR5380.h121 #define STATUS_REG 4 /* ro */ macro
H A Dsun3_scsi.c344 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
H A Dsun3_scsi_vme.c310 PHASE_SR_TO_TCR( NCR5380_read(STATUS_REG) ));
H A Dsym53c416.c54 #define STATUS_REG 0x04 /* Status Register (READ) */ macro
353 status_reg = inb(base + STATUS_REG);
555 while(time_before(jiffies, i) && !(inb(base + STATUS_REG) & SCI))
H A Datari_scsi.c823 PHASE_SR_TO_TCR(NCR5380_read(STATUS_REG)));
H A Dg_NCR5380.c845 status = NCR5380_read(STATUS_REG);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/char/
H A Dscc.h120 #define STATUS_REG 16 /* ro */ macro
334 /* RR0: STATUS_REG "SR" */
542 case STATUS_REG:
H A Dvme_scc.c62 /* To keep track of STATUS_REG state for detection of Ext/Status int source */
512 while ((SCCread_NB(STATUS_REG) & SR_TX_BUF_EMPTY)) {
550 sr = scc_last_status_reg[channel] = SCCread_NB(STATUS_REG);
877 scc_last_status_reg[channel] = SCCread(STATUS_REG);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/net/
H A Deepro.c396 #define STATUS_REG 0x01 /* Register 1 */ macro
478 #define eepro_clear_int(ioaddr) outb(ALL_MASK, ioaddr + STATUS_REG)
510 #define eepro_ack_rx(ioaddr) outb (RX_INT, ioaddr + STATUS_REG)
513 #define eepro_ack_tx(ioaddr) outb (TX_INT, ioaddr + STATUS_REG)
1201 while (((status = inb(ioaddr + STATUS_REG)) & (RX_INT|TX_INT)) && (boguscount--))
1384 if (inb(ioaddr + STATUS_REG) & 0x08)
1387 outb(0x08, ioaddr + STATUS_REG);
1430 outb(0x00, ioaddr + STATUS_REG);
H A Dqla3xxx.h797 STATUS_REG = 1, enumerator in enum:__anon5642

Completed in 85 milliseconds