Searched refs:SPORT0_MRCS2 (Results 1 - 12 of 12) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf533/
H A DcdefBF532.h638 #define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
639 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2,val)
H A DdefBF532.h174 #define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */ macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf527/
H A DcdefBF52x_base.h341 #define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
342 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2, val)
H A DdefBF52x_base.h201 #define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */ macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf548/
H A DdefBF548.h87 #define SPORT0_MRCS2 0xffc00858 /* SPORT0 Multi channel Receive Select Register 2 */ macro
H A DcdefBF548.h125 #define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
126 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2, val)
H A DcdefBF549.h125 #define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
126 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2, val)
H A DdefBF549.h88 #define SPORT0_MRCS2 0xffc00858 /* SPORT0 Multi channel Receive Select Register 2 */ macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf561/
H A DdefBF561.h275 #define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */ macro
H A DcdefBF561.h478 #define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
479 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2,val)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf537/
H A DcdefBF534.h326 #define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
327 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2,val)
H A DdefBF534.h182 #define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */ macro

Completed in 302 milliseconds