Searched refs:EBIU_SDBCTL (Results 1 - 11 of 11) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/blackfin/mach-bf561/
H A Dhead.S369 p0.l = (EBIU_SDBCTL & 0xFFFF);
370 p0.h = (EBIU_SDBCTL >> 16); /* SDRAM Memory Bank Control Register */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/blackfin/mach-bf537/
H A Dhead.S433 p0.l = (EBIU_SDBCTL & 0xFFFF);
434 p0.h = (EBIU_SDBCTL >> 16); /* SDRAM Memory Bank Control Register */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/blackfin/mach-bf533/
H A Dhead.S415 p0.l = (EBIU_SDBCTL & 0xFFFF);
416 p0.h = (EBIU_SDBCTL >> 16); /* SDRAM Memory Bank Control Register */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf533/
H A DcdefBF532.h508 #define bfin_read_EBIU_SDBCTL() bfin_read16(EBIU_SDBCTL)
509 #define bfin_write_EBIU_SDBCTL(val) bfin_write16(EBIU_SDBCTL,val)
H A DdefBF532.h209 #define EBIU_SDBCTL 0xFFC00A14 /* SDRAM Bank Control Register */ macro
1234 /* EBIU_SDBCTL Masks */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf527/
H A DcdefBF52x_base.h411 #define bfin_read_EBIU_SDBCTL() bfin_read16(EBIU_SDBCTL)
412 #define bfin_write_EBIU_SDBCTL(val) bfin_write16(EBIU_SDBCTL, val)
H A DdefBF52x_base.h235 #define EBIU_SDBCTL 0xFFC00A14 /* SDRAM Bank Control Register */ macro
1389 /* EBIU_SDBCTL Masks */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf561/
H A DdefBF561.h309 #define EBIU_SDBCTL 0xFFC00A14 /* SDRAM Bank Control Register */ macro
1663 /* EBIU_SDBCTL Masks */
H A DcdefBF561.h545 #define bfin_read_EBIU_SDBCTL() bfin_read32(EBIU_SDBCTL)
546 #define bfin_write_EBIU_SDBCTL(val) bfin_write32(EBIU_SDBCTL,val)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf537/
H A DcdefBF534.h394 #define bfin_read_EBIU_SDBCTL() bfin_read16(EBIU_SDBCTL)
395 #define bfin_write_EBIU_SDBCTL(val) bfin_write16(EBIU_SDBCTL,val)
H A DdefBF534.h214 #define EBIU_SDBCTL 0xFFC00A14 /* SDRAM Bank Control Register */ macro
1648 /* EBIU_SDBCTL Masks */

Completed in 215 milliseconds