Searched refs:DMA3_CONFIG (Results 1 - 8 of 8) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf533/
H A DcdefBF532.h250 #define bfin_read_DMA3_CONFIG() bfin_read16(DMA3_CONFIG)
251 #define bfin_write_DMA3_CONFIG(val) bfin_write16(DMA3_CONFIG,val)
H A DdefBF532.h264 #define DMA3_CONFIG 0xFFC00CC8 /* DMA Channel 3 Configuration Register */ macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf527/
H A DcdefBF52x_base.h513 #define bfin_read_DMA3_CONFIG() bfin_read16(DMA3_CONFIG)
514 #define bfin_write_DMA3_CONFIG(val) bfin_write16(DMA3_CONFIG, val)
H A DdefBF52x_base.h293 #define DMA3_CONFIG 0xFFC00CC8 /* DMA Channel 3 Configuration Register */ macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf537/
H A DcdefBF534.h495 #define bfin_read_DMA3_CONFIG() bfin_read16(DMA3_CONFIG)
496 #define bfin_write_DMA3_CONFIG(val) bfin_write16(DMA3_CONFIG,val)
H A DdefBF534.h271 #define DMA3_CONFIG 0xFFC00CC8 /* DMA Channel 3 Configuration Register */ macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf548/
H A DcdefBF54x_base.h453 #define bfin_read_DMA3_CONFIG() bfin_read16(DMA3_CONFIG)
454 #define bfin_write_DMA3_CONFIG(val) bfin_write16(DMA3_CONFIG, val)
H A DdefBF54x_base.h274 #define DMA3_CONFIG 0xffc00cc8 /* DMA Channel 3 Configuration Register */ macro

Completed in 431 milliseconds