Searched refs:PLL2 (Results 1 - 2 of 2) sorted by relevance

/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/sh/kernel/cpu/sh2a/
H A Dclock-sh7206.c26 #define PLL2 (4) macro
28 #define PLL2 (2) macro
30 #define PLL2 (1) macro
37 clk->rate *= PLL2 * pll1rate[(ctrl_inw(FREQCR) >> 8) & 0x0007];
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/sh/kernel/cpu/sh2/
H A Dclock-sh7619.c25 #define PLL2 (4) macro
27 #define PLL2 (2) macro
34 clk->rate *= PLL2 * pll1rate[(ctrl_inw(FREQCR) >> 8) & 7];

Completed in 41 milliseconds