Searched refs:MV_STATUS (Results 1 - 25 of 78) sorted by relevance

1234

/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/spi/
H A DmvSpi.h74 MV_STATUS mvSpiInit (MV_U32 serialBaudRate);
77 MV_STATUS mvSpiBaudRateSet(MV_U32 serialBaudRate);
86 MV_STATUS mvSpiReadWrite (MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize);
89 MV_STATUS mvSpiWrite (MV_U8* pTxBuff, MV_U32 buffSize);
92 MV_STATUS mvSpiRead (MV_U8* pRxBuff, MV_U32 buffSize);
H A DmvSpiCmnd.h73 MV_STATUS mvSpiReadAndWrite (MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize);
76 MV_STATUS mvSpiWriteThenWrite (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pTxDataBuff, MV_U32 txDataSize);
79 MV_STATUS mvSpiWriteThenRead (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pRxDataBuff,
H A DmvSpiCmnd.c96 MV_STATUS mvSpiReadAndWrite(MV_U8* pRxBuff, MV_U8* pTxBuff, MV_U32 buffSize)
98 MV_STATUS ret;
139 MV_STATUS mvSpiWriteThenWrite (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pTxDataBuff,
142 MV_STATUS ret = MV_OK, tempRet;
207 MV_STATUS mvSpiWriteThenRead (MV_U8* pCmndBuff, MV_U32 cmndSize, MV_U8* pRxDataBuff,
210 MV_STATUS ret = MV_OK, tempRet;
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/sys/
H A DmvSysDram.h76 MV_STATUS mvDramIfWinSet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
77 MV_STATUS mvDramIfWinGet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
78 MV_STATUS mvDramIfWinEnable(MV_TARGET target, MV_BOOL enable);
H A DmvAhbToMbus.h109 MV_STATUS mvAhbToMbusInit(MV_VOID);
110 MV_STATUS mvAhbToMbusWinSet(MV_U32 winNum, MV_AHB_TO_MBUS_DEC_WIN *pAddrDecWin);
111 MV_STATUS mvAhbToMbusWinGet(MV_U32 winNum, MV_AHB_TO_MBUS_DEC_WIN *pAddrDecWin);
112 MV_STATUS mvAhbToMbusWinEnable(MV_U32 winNum,MV_BOOL enable);
116 MV_STATUS mvAhbToMbusWinTargetSwap(MV_TARGET target1,MV_TARGET target2);
120 MV_STATUS mvMbusArbSet(MV_MBUS_ARB_TARGET *pPizzaArbArray);
121 MV_STATUS mvMbusArbCtrlSet(MV_MBUS_ARB_CTRL *ctrl);
122 MV_STATUS mvMbusArbCtrlGet(MV_MBUS_ARB_CTRL *ctrl);
H A DmvCpuIf.h97 MV_STATUS mvCpuIfInit(MV_CPU_DEC_WIN *cpuAddrWinMap);
98 MV_STATUS mvCpuIfTargetWinSet(MV_TARGET target, MV_CPU_DEC_WIN *pAddrDecWin);
99 MV_STATUS mvCpuIfTargetWinGet(MV_TARGET target, MV_CPU_DEC_WIN *pAddrDecWin);
100 MV_STATUS mvCpuIfTargetWinEnable(MV_TARGET target,MV_BOOL enable);
117 MV_STATUS mvCpuIfBridgeReorderWAInit(void);
H A DmvSysAudio.h115 MV_STATUS mvAudioInit(MV_VOID);
116 MV_STATUS mvAudioWinGet(MV_U32 winNum, MV_AUDIO_DEC_WIN *pAddrDecWin);
117 MV_STATUS mvAudioWinSet(MV_U32 winNum, MV_AUDIO_DEC_WIN *pAddrDecWin);
118 MV_STATUS mvAudioWinInit(MV_VOID);
H A DmvSysSata.h111 MV_STATUS mvSataWinGet(int dev, MV_U32 winNum, MV_SATA_DEC_WIN *pAddrDecWin);
112 MV_STATUS mvSataWinSet(int dev, MV_U32 winNum, MV_SATA_DEC_WIN *pAddrDecWin);
113 MV_STATUS mvSataWinByTargetGet(MV_TARGET target, MV_SATA_DEC_WIN *pAddrDecWin);
114 MV_STATUS mvSataWinInit(MV_VOID);
H A DmvSysSdmmc.h108 MV_STATUS mvSdmmcWinGet(int dev, MV_U32 winNum, MV_SDMMC_DEC_WIN *pAddrDecWin);
109 MV_STATUS mvSdmmcWinSet(int dev, MV_U32 winNum, MV_SDMMC_DEC_WIN *pAddrDecWin);
110 MV_STATUS mvSdmmcWinByTargetGet(MV_TARGET target, MV_SDMMC_DEC_WIN *pAddrDecWin);
111 MV_STATUS mvSdmmcWinInit(MV_VOID);
H A DmvSysTdm.h79 MV_STATUS mvTdmWinInit(MV_VOID);
80 MV_STATUS mvTdmWinSet(MV_U32 winNum, MV_TDM_DEC_WIN *pAddrDecWin);
81 MV_STATUS mvTdmWinGet(MV_U32 winNum, MV_TDM_DEC_WIN *pAddrDecWin);
82 MV_STATUS mvTdmWinEnable(int winNum, MV_BOOL enable);
H A DmvSysUsb.h113 MV_STATUS mvUsbInit(int dev, MV_BOOL isHost);
115 MV_STATUS mvUsbWinInit(int dev);
116 MV_STATUS mvUsbWinSet(int dev, MV_U32 winNum, MV_DEC_WIN *pAddrWin);
117 MV_STATUS mvUsbWinGet(int dev, MV_U32 winNum, MV_DEC_WIN *pAddrWin);
H A DmvSysXor.h123 MV_STATUS mvXorInit (MV_VOID);
124 MV_STATUS mvXorTargetWinSet(MV_U32 unit, MV_U32 winNum,
126 MV_STATUS mvXorTargetWinGet(MV_U32 unit, MV_U32 winNum,
128 MV_STATUS mvXorTargetWinEnable(MV_U32 unit,
130 MV_STATUS mvXorProtWinSet (MV_U32 unit,MV_U32 chan, MV_U32 winNum, MV_BOOL access,
132 MV_STATUS mvXorPciRemap(MV_U32 unit, MV_U32 winNum, MV_U32 addrHigh);
H A DmvSysTs.h100 MV_STATUS mvTsuWinInit(void);
103 MV_STATUS mvTsuInit(MV_TSU_CORE_CLOCK coreClock, MV_TSU_PORTS_MODE mode,
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/cntmr/
H A DmvCntmr.h97 MV_STATUS mvCntmrLoad(MV_U32 countNum, MV_U32 value);
106 MV_STATUS mvCntmrCtrlSet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl);
109 MV_STATUS mvCntmrCtrlGet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl);
112 MV_STATUS mvCntmrEnable(MV_U32 countNum);
115 MV_STATUS mvCntmrDisable(MV_U32 countNum);
118 MV_STATUS mvCntmrStart(MV_U32 countNum, MV_U32 value,
H A DmvCntmr.c93 MV_STATUS mvCntmrLoad(MV_U32 countNum, MV_U32 value)
166 MV_STATUS mvCntmrCtrlSet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl)
223 MV_STATUS mvCntmrCtrlGet(MV_U32 countNum, MV_CNTMR_CTRL *pCtrl)
274 MV_STATUS mvCntmrEnable(MV_U32 countNum)
313 MV_STATUS mvCntmrDisable(MV_U32 countNum)
353 MV_STATUS mvCntmrStart(MV_U32 countNum, MV_U32 value,
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci/
H A DmvPci.h135 MV_STATUS mvPciCommandSet(MV_U32 pciIf, MV_U32 command);
138 MV_STATUS mvPciModeGet(MV_U32 pciIf, MV_PCI_MODE *pPciMode);
141 MV_STATUS mvPciRetrySet(MV_U32 pciIf, MV_U32 counter);
144 MV_STATUS mvPciDiscardTimerSet(MV_U32 pciIf, MV_U32 pClkCycles);
147 MV_STATUS mvPciArbEnable(MV_U32 pciIf, MV_BOOL enable);
150 MV_STATUS mvPciArbParkDis(MV_U32 pciIf, MV_U32 pciAgentMask);
153 MV_STATUS mvPciArbBrokDetectSet(MV_U32 pciIf, MV_U32 pClkCycles);
160 MV_STATUS mvPciConfigWrite(MV_U32 pciIf, MV_U32 bus, MV_U32 dev,
164 MV_STATUS mvPciMasterEnable(MV_U32 pciIf, MV_BOOL enable);
167 MV_STATUS mvPciSlaveEnabl
[all...]
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/sflash/
H A DmvSFlash.h131 MV_STATUS mvSFlashInit (MV_SFLASH_INFO * pFlinfo);
134 MV_STATUS mvSFlashSectorErase (MV_SFLASH_INFO * pFlinfo, MV_U32 secNumber);
135 MV_STATUS mvSFlashChipErase (MV_SFLASH_INFO * pFlinfo);
138 MV_STATUS mvSFlashBlockRd (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
140 MV_STATUS mvSFlashFastBlockRd (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
144 MV_STATUS mvSFlashBlockWr (MV_SFLASH_INFO * pFlinfo, MV_U32 offset,
147 MV_STATUS mvSFlashIdGet (MV_SFLASH_INFO * pFlinfo, MV_U8* pManId, MV_U16* pDevId);
150 MV_STATUS mvSFlashWpRegionSet (MV_SFLASH_INFO * pFlinfo, MV_SFLASH_WP_REGION wpRegion);
151 MV_STATUS mvSFlashWpRegionGet (MV_SFLASH_INFO * pFlinfo, MV_SFLASH_WP_REGION * pWpRegion);
154 MV_STATUS mvSFlashStatRegLoc
[all...]
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pex/
H A DmvVrtBrgPex.h71 MV_STATUS mvPexVrtBrgInit(MV_U32 pexIf);
78 MV_STATUS mvPexVrtBrgConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev,
H A DmvPex.h118 MV_STATUS mvPexHalInit(MV_U32 pexIf, MV_PEX_TYPE pexType);
128 MV_STATUS mvPexConfigWrite(MV_U32 pexIf, MV_U32 bus, MV_U32 dev,
132 MV_STATUS mvPexMasterEnable(MV_U32 pexIf, MV_BOOL enable);
135 MV_STATUS mvPexSlaveEnable(MV_U32 pexIf, MV_U32 bus,MV_U32 dev, MV_BOOL enable);
138 MV_STATUS mvPexLocalBusNumSet(MV_U32 pexIf, MV_U32 busNum);
144 MV_STATUS mvPexLocalDevNumSet(MV_U32 pexIf, MV_U32 devNum);
166 MV_STATUS mvPexActiveStateLinkPMEnable(MV_U32 pexIf, MV_BOOL enable);
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/twsi/
H A DmvTwsi.h107 MV_STATUS mvTwsiStartBitSet(MV_U8 chanNum);
108 MV_STATUS mvTwsiStopBitSet(MV_U8 chanNum);
109 MV_STATUS mvTwsiAddrSet(MV_U8 chanNum, MV_TWSI_ADDR *twsiAddr, MV_TWSI_CMD command);
112 MV_STATUS mvTwsiRead (MV_U8 chanNum, MV_TWSI_SLAVE *twsiSlave, MV_U8 *pBlock, MV_U32 blockSize);
113 MV_STATUS mvTwsiWrite(MV_U8 chanNum, MV_TWSI_SLAVE *twsiSlave, MV_U8 *pBlock, MV_U32 blockSize);
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/gpp/
H A DmvGpp.h99 MV_STATUS mvGppTypeSet(MV_U32 group, MV_U32 mask, MV_U32 value);
102 MV_STATUS mvGppBlinkEn(MV_U32 group, MV_U32 mask, MV_U32 value);
105 MV_STATUS mvGppPolaritySet(MV_U32 group, MV_U32 mask, MV_U32 value);
115 MV_STATUS mvGppValueSet (MV_U32 group, MV_U32 mask, MV_U32 value);
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/pci-if/
H A DmvPciIf.h96 MV_STATUS mvPciIfInit(MV_U32 pciIf, PCI_IF_MODE pciIfmode);
103 MV_STATUS mvPciIfConfigWrite(MV_U32 pciIf, MV_U32 bus, MV_U32 dev,
107 MV_STATUS mvPciIfMasterEnable(MV_U32 pciIf, MV_BOOL enable);
110 MV_STATUS mvPciIfSlaveEnable(MV_U32 pciIf,MV_U32 bus, MV_U32 dev,
114 MV_STATUS mvPciIfLocalBusNumSet(MV_U32 pciIf, MV_U32 busNum);
120 MV_STATUS mvPciIfLocalDevNumSet(MV_U32 pciIf, MV_U32 devNum);
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/ddr1_2/
H A DmvDramIf.h164 MV_STATUS mvDramIfDetect(MV_U32 forcedCl);
167 MV_STATUS mvDramIfWinSet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
168 MV_STATUS mvDramIfWinGet(MV_TARGET target, MV_DRAM_DEC_WIN *pAddrDecWin);
169 MV_STATUS mvDramIfWinEnable(MV_TARGET target,MV_BOOL enable);
175 MV_STATUS mvDramIfMbusCtrlSet(MV_XBAR_TARGET *pPizzaArbArray);
176 MV_STATUS mvDramIfMbusToutSet(MV_U32 timeout, MV_BOOL enable);
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/mv_hal/eth/
H A DmvEth.h188 MV_STATUS mvEthPortDown(void* pEthPortHndl);
189 MV_STATUS mvEthPortDisable(void* pEthPortHndl);
190 MV_STATUS mvEthPortUp(void* pEthPortHndl);
191 MV_STATUS mvEthPortEnable(void* pEthPortHndl);
198 MV_STATUS mvEthDefaultsSet(void* pEthPortHndl);
199 MV_STATUS mvEthMaxRxSizeSet(void* pPortHndl, int maxRxSize);
203 MV_STATUS mvEthRxFilterModeSet(void* pPortHndl, MV_BOOL isPromisc);
204 MV_STATUS mvEthMacAddrSet(void* pPortHandle, MV_U8* pMacAddr, int queue);
205 MV_STATUS mvEthMcastAddrSet(void* pPortHandle, MV_U8 *pAddr, int queue);
213 MV_STATUS mvEthTxQueueConfi
[all...]
/netgear-R7800-V1.0.2.28/target/linux/generic/files/crypto/ocf/kirkwood/mvHal/kw_family/ctrlEnv/
H A DmvCtrlEnvAddrDec.h182 MV_STATUS mvCtrlAddrDecToReg(MV_ADDR_WIN *pAddrDecWin,
185 MV_STATUS mvCtrlRegToAddrDec(MV_DEC_REGS *pAddrDecRegs,
188 MV_STATUS mvCtrlAttribGet(MV_TARGET target,
194 MV_STATUS mvCtrlAddrDecToParams(MV_DEC_WIN *pAddrDecWin,
197 MV_STATUS mvCtrlParamsToAddrDec(MV_DEC_WIN_PARAMS *pWinParam,

Completed in 66 milliseconds

1234