Searched refs:default_sclk (Results 1 - 5 of 5) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/gpu/drm/radeon/
H A Dradeon_clocks.c150 rdev->clock.default_sclk = (*val) / 10;
152 rdev->clock.default_sclk =
261 rdev->clock.default_sclk =
330 if (!rdev->clock.default_sclk)
331 rdev->clock.default_sclk = radeon_get_engine_clock(rdev);
335 rdev->pm.current_sclk = rdev->clock.default_sclk;
H A Dradeon_pm.c170 if (sclk > rdev->clock.default_sclk)
171 sclk = rdev->clock.default_sclk;
543 rdev->pm.current_sclk = rdev->clock.default_sclk;
567 rdev->pm.current_sclk = rdev->clock.default_sclk;
869 seq_printf(m, "default engine clock: %u0 kHz\n", rdev->clock.default_sclk);
H A Dradeon_combios.c821 rdev->clock.default_sclk = sclk;
2521 rdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;
H A Dradeon.h164 uint32_t default_sclk; member in struct:radeon_clock
H A Dradeon_atombios.c1196 rdev->clock.default_sclk =
2152 rdev->clock.default_sclk;
2182 rdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;

Completed in 135 milliseconds