Searched refs:NV_CIO_CRE_LCD__INDEX (Results 1 - 8 of 8) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/gpu/drm/nouveau/
H A Dnv04_tv.c103 state->CRTC[NV_CIO_CRE_LCD__INDEX] = 0;
109 NVWriteVgaCrtc(dev, head, NV_CIO_CRE_LCD__INDEX,
110 state->CRTC[NV_CIO_CRE_LCD__INDEX]);
H A Dnv04_display.c56 tvB = !(NVReadVgaCrtc(dev, 1, NV_CIO_CRE_LCD__INDEX) &
62 tvA = !(NVReadVgaCrtc(dev, 0, NV_CIO_CRE_LCD__INDEX) &
H A Dnv04_dfp.c249 uint8_t *cr_lcd = &crtcstate[head].CRTC[NV_CIO_CRE_LCD__INDEX];
250 uint8_t *cr_lcd_oth = &crtcstate[head ^ 1].CRTC[NV_CIO_CRE_LCD__INDEX];
273 NV_CIO_CRE_LCD__INDEX,
H A Dnv04_dac.c357 if (!(crtcstate[head].CRTC[NV_CIO_CRE_LCD__INDEX] & 0x44))
358 crtcstate[head].CRTC[NV_CIO_CRE_LCD__INDEX] = 0;
H A Dnvreg.h264 # define NV_CIO_CRE_LCD__INDEX 0x33 macro
H A Dnv04_crtc.c618 crtc_state->CRTC[NV_CIO_CRE_LCD__INDEX] = crtc_saved->CRTC[NV_CIO_CRE_LCD__INDEX];
H A Dnouveau_hw.c857 rd_cio_state(dev, head, regp, NV_CIO_CRE_LCD__INDEX);
973 wr_cio_state(dev, head, regp, NV_CIO_CRE_LCD__INDEX);
H A Dnv17_tv.c383 NV_CIO_CRE_LCD__INDEX];

Completed in 45 milliseconds