Searched refs:DMA2_START_ADDR (Results 1 - 12 of 12) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf533/include/mach/
H A DcdefBF532.h172 #define bfin_read_DMA2_START_ADDR() bfin_read32(DMA2_START_ADDR)
173 #define bfin_write_DMA2_START_ADDR(val) bfin_write32(DMA2_START_ADDR,val)
H A DdefBF532.h220 #define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf518/include/mach/
H A DcdefBF51x_base.h450 #define bfin_read_DMA2_START_ADDR() bfin_read32(DMA2_START_ADDR)
451 #define bfin_write_DMA2_START_ADDR(val) bfin_write32(DMA2_START_ADDR, val)
H A DdefBF51x_base.h255 #define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF52x_base.h467 #define bfin_read_DMA2_START_ADDR() bfin_read32(DMA2_START_ADDR)
468 #define bfin_write_DMA2_START_ADDR(val) bfin_write32(DMA2_START_ADDR, val)
H A DdefBF52x_base.h255 #define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h233 #define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */ macro
H A DcdefBF534.h428 #define bfin_read_DMA2_START_ADDR() bfin_read32(DMA2_START_ADDR)
429 #define bfin_write_DMA2_START_ADDR(val) bfin_write32(DMA2_START_ADDR,val)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/
H A DcdefBF538.h548 #define bfin_read_DMA2_START_ADDR() bfin_readPTR(DMA2_START_ADDR)
549 #define bfin_write_DMA2_START_ADDR(val) bfin_writePTR(DMA2_START_ADDR, val)
H A DdefBF539.h238 #define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h239 #define DMA2_START_ADDR 0xffc00c84 /* DMA Channel 2 Start Address Register */ macro
H A DcdefBF54x_base.h371 #define bfin_read_DMA2_START_ADDR() bfin_read32(DMA2_START_ADDR)
372 #define bfin_write_DMA2_START_ADDR(val) bfin_write32(DMA2_START_ADDR, val)

Completed in 577 milliseconds