Searched refs:ACACHE_BSRAM (Results 1 - 9 of 9) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf533/include/mach/
H A Dmem_map.h54 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
92 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
126 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf537/include/mach/
H A Dmem_map.h51 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
87 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
123 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf518/include/mach/
H A Dmem_map.h49 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/
H A Dmem_map.h49 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/
H A Dmem_map.h53 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A Dmem_map.h53 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf561/include/mach/
H A Dmem_map.h56 #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/include/asm/
H A Ddef_LPBlackfin.h542 #define ACACHE_BSRAM 0x00000008 macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/kernel/
H A Dsetup.c1178 case ACACHE_BSRAM:

Completed in 138 milliseconds