Searched refs:smnDF_CS_UMC_AON0_DramLimitAddress0 (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/df/
H A Ddf_3_6_offset.h77 #define smnDF_CS_UMC_AON0_DramLimitAddress0 0x1c114UL macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_df_v3_6.c739 xgmi_node_id = RREG32_PCIE(smnDF_CS_UMC_AON0_DramLimitAddress0 +

Completed in 141 milliseconds