Searched refs:mmUVD_NO_OP (Results 1 - 16 of 16) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_d.h63 #define mmUVD_NO_OP 0x3BFF macro
H A Duvd_4_2_d.h39 #define mmUVD_NO_OP 0x3bff macro
H A Duvd_6_0_d.h40 #define mmUVD_NO_OP 0x3bff macro
H A Duvd_5_0_d.h39 #define mmUVD_NO_OP 0x3bff macro
H A Duvd_7_0_offset.h82 #define mmUVD_NO_OP 0x03ff macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h170 #define mmUVD_NO_OP 0x03ff macro
H A Dvcn_2_0_0_offset.h860 #define mmUVD_NO_OP 0x05bf macro
H A Dvcn_2_5_offset.h551 #define mmUVD_NO_OP 0x00a9 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_uvd_v5_0.c552 amdgpu_ring_write(ring, PACKET0(mmUVD_NO_OP, 0));
H A Damdgpu_uvd_v4_2.c534 amdgpu_ring_write(ring, PACKET0(mmUVD_NO_OP, 0));
H A Damdgpu_vcn_v1_0.c150 SOC15_REG_OFFSET(UVD, 0, mmUVD_NO_OP);
1745 amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_NO_OP), 0));
H A Damdgpu_uvd.c937 case mmUVD_NO_OP:
H A Damdgpu_uvd_v6_0.c1086 amdgpu_ring_write(ring, PACKET0(mmUVD_NO_OP, 0));
H A Damdgpu_vcn_v2_0.c159 adev->vcn.inst->external.nop = SOC15_REG_OFFSET(UVD, 0, mmUVD_NO_OP);
H A Damdgpu_vcn_v2_5.c192 adev->vcn.inst[j].external.nop = SOC15_REG_OFFSET(UVD, j, mmUVD_NO_OP);
H A Damdgpu_uvd_v7_0.c1400 amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_NO_OP), 0));

Completed in 192 milliseconds