Searched refs:mmMP0PUB_IND_INDEX_0 (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_8_0_d.h195 #define mmMP0PUB_IND_INDEX_0 0x180 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
H A Damdgpu_smu8_smumgr.c132 cgs_write_register(hwmgr->device, mmMP0PUB_IND_INDEX_0,

Completed in 100 milliseconds