Searched refs:mmEP_PCIE_RX_CNTL2 (Results 1 - 5 of 5) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_offset.h743 #define mmEP_PCIE_RX_CNTL2 0x0d48 // duplicate macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_offset.h2588 #define mmEP_PCIE_RX_CNTL2 0x002a macro
H A Dnbio_6_1_offset.h2268 #define mmEP_PCIE_RX_CNTL2 0x0028 macro
H A Dnbio_7_0_offset.h4150 #define mmEP_PCIE_RX_CNTL2 0x0028 macro
H A Dnbio_2_3_offset.h236 #define mmEP_PCIE_RX_CNTL2 0x002a macro
[all...]

Completed in 444 milliseconds