Searched refs:ixLCAC_MC2_OVR_SEL (Results 1 - 9 of 9) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_d.h35 #define ixLCAC_MC2_OVR_SEL 0x0123 macro
H A Dsmu_8_0_d.h641 #define ixLCAC_MC2_OVR_SEL 0xd020814c macro
H A Dsmu_7_0_0_d.h734 #define ixLCAC_MC2_OVR_SEL 0xc0400d4c macro
H A Dsmu_7_1_3_d.h1117 #define ixLCAC_MC2_OVR_SEL 0xc040014c macro
H A Dsmu_7_1_2_d.h1185 #define ixLCAC_MC2_OVR_SEL 0xc040014c macro
H A Dsmu_7_1_0_d.h1253 #define ixLCAC_MC2_OVR_SEL 0xc0400d4c macro
H A Dsmu_7_0_1_d.h1224 #define ixLCAC_MC2_OVR_SEL 0xc0400d4c macro
H A Dsmu_7_1_1_d.h1034 #define ixLCAC_MC2_OVR_SEL 0xc040014c macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_kv_dpm.c551 WREG32_SMC(ixLCAC_MC2_OVR_SEL, 0);

Completed in 304 milliseconds