Searched refs:cfgBIFPLR6_0_PCIE_CAP (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_offset.h3400 #define cfgBIFPLR6_0_PCIE_CAP 0x005a macro

Completed in 107 milliseconds