Searched refs:cfgBIFPLR5_0_PCIE_LANE_7_EQUALIZATION_CNTL (Results 1 - 1 of 1) sorted by relevance
| /netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/ | ||
| H A D | nbio_7_0_offset.h | 3307 #define cfgBIFPLR5_0_PCIE_LANE_7_EQUALIZATION_CNTL 0x028a macro |
Completed in 231 milliseconds