Searched refs:cfgBIFPLR5_0_PCIE_CAP (Results 1 - 1 of 1) sorted by relevance
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/ | ||
H A D | nbio_7_0_offset.h | 3227 #define cfgBIFPLR5_0_PCIE_CAP 0x005a macro |
Completed in 214 milliseconds