Searched refs:UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK (Results 1 - 5 of 5) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_6_0_sh_mask.h753 #define UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK 0x1 macro
H A Duvd_5_0_sh_mask.h755 #define UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK 0x1 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h510 #define UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK 0x00000001L macro
H A Dvcn_2_0_0_sh_mask.h3267 #define UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK 0x00000001L macro
H A Dvcn_2_5_sh_mask.h2141 #define UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK 0x00000001L macro

Completed in 213 milliseconds