Searched refs:UVD_RB_WPTR2__RB_WPTR__SHIFT (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h300 #define UVD_RB_WPTR2__RB_WPTR__SHIFT 0x4 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h640 #define UVD_RB_WPTR2__RB_WPTR__SHIFT 0x4 macro
H A Dvcn_2_0_0_sh_mask.h3605 #define UVD_RB_WPTR2__RB_WPTR__SHIFT 0x4 macro
H A Dvcn_2_5_sh_mask.h2485 #define UVD_RB_WPTR2__RB_WPTR__SHIFT 0x4 macro

Completed in 162 milliseconds